Von Neumann Limitation
In Von Neumann Architecture, what is the term for the limitation caused by sharing a single bus for both data and instructions?
In Von Neumann Architecture, what is the term for the limitation caused by sharing a single bus for both data and instructions?