ICG Timing

An ICG cell consists of a negative-level sensitive latch driving an AND gate. The input clock has a 1.0ns period and a perfect 50% duty cycle, with the rising edge defined at t=0ns. The latch has a setup time of 50ps. To ensure the 'enable' signal is safely captured to open the clock without glitching, what is the absolute latest time the enable signal can arrive?