Odd Clock Frequency and Duty Cycle

An FPGA designer is tasked with converting a 100MHz clock to an output frequency utilizing a divide-by-3 (f/3) frequency divider. To achieve exactly a 50% duty cycle instead of a 33.33% duty cycle, which of the following design architectures must be implemented?