SystemVerilog Combination Logic Modelling

When writing synthesizable combinational logic in SystemVerilog, always_comb is heavily preferred over the traditional Verilog always @(*) construct. Which of the following describes a distinct behavioral advantage of always_comb?