Multi Bit Synchronization

A 4-bit gray-coded counter is transferred from Clock Domain A (100 MHz) to Clock Domain B (250 MHz) using standard 2-flop synchronizers on each bit line independently. Under what condition can the receiving domain sample an invalid intermediate value (a value never generated by the counter)?