Verilog Operators

What is the difference between == and === in Verilog