Verilog Modelling

A designer writes the following Verilog code. What will a synthesis tool most likely infer from this always block?

always @(sel or a or b) begin 
  if (sel) 
    q_out = a; 
  else 
    q_out = b; 
end