Verilog - Basics

What is the primary difference between a 'wire' and a 'reg' in Verilog assignments?