Two Flop Synchronizer

What is the primary reason for using a two-flop synchronizer when passing a single-bit control signal across asynchronous clock domains?