SV Assertion

You are writing a property to verify bus protocol

property p_handshake; 
@(posedge clk) req |=> ##2 ack; 
endproperty

During simulation, the req signal transitions to high at clock cycle 10. For the assertion to successfully pass, at exactly which clock cycle MUST the ack signal be high?