Scan Shift
During DFT scan-shift, the chip's power consumption is 3x higher than in functional mode. How do you mitigate this during the design phase?
During DFT scan-shift, the chip's power consumption is 3x higher than in functional mode. How do you mitigate this during the design phase?