Pulse Constraint
When passing a single-cycle pulse from a Fast Clock domain to a Slow Clock domain, what is the most common failure mode?
When passing a single-cycle pulse from a Fast Clock domain to a Slow Clock domain, what is the most common failure mode?