Positive Skew
In a synchronous digital circuit, how does positive clock skew (where the capture flop receives the clock edge later than the launch flop) affect timing margins?
In a synchronous digital circuit, how does positive clock skew (where the capture flop receives the clock edge later than the launch flop) affect timing margins?