Pipeline Hazard
In a standard 5-stage RISC pipeline (IF, ID, EX, MEM, WB), which of the following instruction sequences cannot be resolved by simple hardware forwarding and require a stall?
In a standard 5-stage RISC pipeline (IF, ID, EX, MEM, WB), which of the following instruction sequences cannot be resolved by simple hardware forwarding and require a stall?