Physical Routing

In a 5nm physical design, a specific modular block exhibits heavy localized routing congestion (short-circuit hotspots) in the initial global route. The core cell utilization in that specific localized bounding box is 90%. Without altering the RTL logic, what is the primary physical design step to alleviate this?