Out-of-Order Execution (Tomasulo's Algorithm)

In a superscalar out-of-order processor implementing Tomasulo's algorithm, an instruction is decoded and issued, but its required source operands are not yet available in the register file. Where is the instruction held while waiting, and what specific identifier does it monitor on the Common Data Bus (CDB) to capture its operands?