Network On Chip

A modern chiplet design uses a 4x4 2D-Mesh Network-on-Chip (NoC) with XY Dimension-Order Routing. Each router hop takes exactly 1 clock cycle to traverse. If a data packet originates at coordinates (0,0) and needs to reach a memory controller at (3,3), how many clock cycles will the network traversal take, assuming zero network congestion?