Minimal NAND

What is the minimum number of 2-input NAND gates required to implement a 2-input XOR gate?