ElectronicBit
Learn Electronics Bit by Bit
What is the primary reason for a cache line to enter the 'I' (Invalid) state in the MESI protocol?
