Maximum Clock Freq

In a synchronous digital circuit, the longest path between two flip-flops has a combinational logic delay of 800 ps. The flip-flops have a clock-to-Q delay of 100 ps, a setup time of 50 ps, and a hold time of 30 ps. Ignoring clock skew and jitter, what is the maximum possible clock frequency for this circuit?