CMOS Logic Sizing

Calculate the logical effort of a 3-input NOR gate. Assume a standard CMOS inverter has a PMOS width of 2 and an NMOS width of 1 (total input capacitance = 3) for equal rise and fall times. For the NOR gate, size the transistors to match the worst-case drive strength of this reference inverter.