Chiplet Interconnect Latency

Two chiplets are connected via a 2.5D silicon interposer. A cache line fetch across the interposer takes 20 ns, whereas a local fetch takes 4 ns. If a workload has a 15% probability of requiring a cross-chiplet fetch, what is the statistically expected memory fetch latency?