Hold Timing
A placement optimization improves setup timing by moving the launching and capturing registers closer together. However, a previously passing hold path now violates hold timing.
What is the most likely explanation?
A placement optimization improves setup timing by moving the launching and capturing registers closer together. However, a previously passing hold path now violates hold timing.
What is the most likely explanation?